We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23789

LogiCORE 802.16e CTC Encoder v1.1 Patch - Release Notes/README


This Answer Record contains the Release Notes for the CORE Generator CTC Encoder v1.1 Patch.


Patch Install Instructions for 8.1.03i IP Update #1 


1. Before you install this patch, ensure that you have the following installed on your machine. 


NOTE: If you need any of the service packs, libraries, or IP Updates, you can obtain them from the Download Center at: 


- ISE 8.1i 

- ISE Service Pack 3 

- CORE Generator 8.1i IP Update #1 


2. Download the CTC Encoder v1.1 from: 


3. Extract the "tcc_enc_802_16e_v1_1_rev1.zip" to your %Xilinx% install directory. 


Patch Fixes 


Issue: Incorrect switching of alternate data couples.  

Symptom: Incorrect data on PAR_Y2 and PAR_W2 outputs. The core was changed to comply with amendment Cor1/D5 of IEEE P802.16, which specifies switching of alternate data couples on ODD interleaver addresses. 


Issue: Corrected timing of RFFD output.  

Symptom: If FD is sampled High on the first active clock edge after the core asserts RFFD, errors occur in PAR_Y2 and PAR_W2 outputs and in the last bit of either or both systematic outputs. The errors occur because the core asserts RFFD one clock too early. 



Please see (Xilinx Answer 30170) for a detailed list of LogiCORE 802.16E Convolutional Turbo Code (CTC) Encoder Release Notes and Known Issues.

AR# 23789
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article