We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23812

13.x EDK - How do I prevent XPS from inserting BUFGs?


When my entire Embedded Design Kit (EDK) system is synthesized, extra BUFGs that impede the performance of the system are automatically added in the top level. How do I resolve this issue?


To resolve this issue, manually add an IBUF to the port where the BUFG is being inserted, as follows:

1. Download the IBUF pcore and place it in your project's pcore directory:
2. Add the IBUF pcore to your system.
3. Find the external port associated with the BUFG.
4. Connect the input of the IBUF pcore to the external port.
5. Connect the output of the IBUF pcore to the pin of the peripheral.
AR# 23812
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article