UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23814

8.2 System Generator for DSP - Why do I receive an error when the "Specify explicit sample period" option is selected and the "Provide enable port" or "Provide synchronous reset port" are not selected, on my Direct Digital Synthesis (DDS) v5.0 block?

Description

Why do I receive an error when the "Specify explicit sample period" option is selected and the "Provide enable port" or "Provide synchronous reset port" are not selected, on my Direct Digital Synthesis (DDS) v5.0 block?

Steps to reproduce:

1. Uncheck "Provide enable port" or "Provide synchronous reset port" checkbox.

(The "Specify explicit sample period" checkbox gets disabled but the "explicit sample period" field does not.)

2. If the value in this field is not equal to the Simulink period, you receive the following error when compiling the design:

Error Message:

Illegal Period. This blocks attempts to set period that is a non-integer multiple of the system rate.

Solution

This is a known problem that will be fixed in System Generator for DSP 9.1.

To work around the problem, do the following:

1. Uncheck the "Specify explicit sample period" checkbox.

2. Uncheck the "Provide enable port" or "Provide synchronous reset port" checkbox.

AR# 23814
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article