We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23877

XAPP606 10-Gigabit Media Independent Interface (XGMII) Reference Design - Cannot find on the web, and the web links to this document do not work


I have noticed there are references and links to the Application Note "10-Gigabit Media Independent Interface (XGMII) Reference Design" (XAPP606), but I cannot find this document anywhere and the links are not functional. Is this Application Note still available, and where can I find it? Where can I get a reference design for XGMII?


XAPP606 is no longer offered on the Xilinx Web site, and there are currently no plans to re-issue it publicly.

When the 10-Gigabit Ethernet MAC Core was released back in 2001, the original implementation of the XGMII was as per XAPP606. The XGMII design is now provided with the 10-Gig MAC Core in CORE Generator. The design in CORE Generator contains necessary updates for Virtex-II and later devices. This includes not disabling Duty Cycle Correction for Virtex-II DCMs (as was done in XAPP606).

The XGMII design in the 10-Gig MAC is available from CORE Generator. Without having a license, customers can generate simulation models for this core. With these models you get an "example design" that implements an XGMII, available in either VHDL or Verilog.

AR# 23877
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article