^

AR# 23983 8.2i UniSim, Simulation - PLL output ( CLKOUT0) is 180 degrees out of phase with clock input ( CLKIN1)

PLL output ( CLKOUT0) is 180 degrees out of phase with clock input ( CLKIN1) when CLKFBOUT_MULT = 8 and CLKOUT0_DIVIDE = 8. Why?

This problem has been fixed in the latest 8.2i Service Pack 3 available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp

AR# 23983
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article
Feed Back