We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 23992

Aurora v2.4 - The example design does not work in oversampling mode


The example design for Aurora v2.4 does not work properly at speeds below 1.25 Gb/s. The failure occurs in both simulation and in hardware.


To work around this problem, make the following modifications to the MGT and Cal Block attributes:

MGT Attribute:

Change the ENABLE_DCDR from FALSE to TRUE.

Cal Block Attributes: *

  • C_RXOUTDIV2SEL_A: set to the RXOUTDIV2SEL value from MGT A
  • C_RXOUTDIV2SEL_B: set to the RXOUTDIV2SEL value from MGT B

* Note: The Aurora 2.4 example design assumes CES2/3 silicon is used and automatically instantiates Cal Block 1.2.1.

The Cal Block changes listed in this Answer Record are necessary only for CES2/3 silicon and Cal Block 1.2.1.

If Cal Block 1.4.x is used in conjunction with CES4 silicon, the Cal Block attribute changes are not necessary.

AR# 23992
Date 06/14/2017
Status Active
Type General Article
  • Virtex-4
  • Virtex-4 FX
  • ISE
  • Aurora 8B/10B
  • Aurora
  • Aurora 8B/10B Virtex-4 FX
Page Bookmarked