We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24003

LogiCORE FIFO Generator v3.2 - NCSIM warning seen when targeting Virtex-5


FIFO Generator v3.2 Core, when implemented with Virtex-5 common clock or independent clock block RAM (uses the Block Memory Generator v2.2 Core) , results in several NCLAB warnings while running timing simulation.

ncelab: *W,BNDMEM (/proj/ipco/clibs/IPpub/ius/5.5/lin/lib/simprims_ver/simprims_ver_virtex5_source.v,3444|77

): memory index out of declared bounds [4.2.2(IEEE)].


The warnings can be ignored. The simulation will run successfully.

AR# 24003
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article