We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24053

8.2i EDK SP2 - plb_temac_v3_00_a - PLB TEMAC fails to assert RECV interrupt consistently in SGDMA interrupt mode


If RX threshold and RX wait bound are both set to (1) in SG DMA interrupt mode (i.e. [RX.Threshold, RX.Waitbound] = [1, 1]), PLB TEMAC fails to assert RECV interrupt after receiving few packets. This failure is confirmed in both TEMAC Linux 2.4 adapter v1_00_a and modified standalone TEMAC driver v1_00_a sgdma_intr example.  


It is possible that there are some other [RX.Threshold, RX.Waitbound] value pair combinations causing the same failure.  


[RX.Threshold, RX.Waitbound] = [2, 2] was tested and PLB TEMAC is very stable asserting RECV interrupt in this case.  


The combination of [RX.Threshold, RX.Waitbound] = [1, 1] is not applicable in normal useful system.


This issue will be resolved in the future release of PLB TEMAC. Currently, it is not assigned a high priority due to limited usage.

AR# 24053
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article