We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24144

9.2 ChipScope - Warning on invalid data from the Virtex-5 or Virtex-6 System Monitor


From 8.2.4 ChipScope onwards, the System Monitor console reports invalid data in some cases. What causes the invalid data?


Possible reasons for incorrect data:

- The most likely cause for this error message is due to an invalid System Monitor setup.
The System Monitor connection requirement is documented in the System Monitor User Guide.
Figure 23 details the required connections.

Virtex-6: http://www.xilinx.com/support/documentation/user_guides/ug370.pdf
Figure 24 details the required connections.
Please ensure that these recommendations have been followed.

- Both the Virtex-5 and Virtex-6 FPGA have a BitGen option that allows the disabling of the JTAG connection to the System Monitor ( -g JTAG_sysmon:disable). If the JTAG connections are disabled, then ChipScope will contain invalid data.

- Early Virtex-5 FPGA samples did not have a working System Monitor.
AR# 24144
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • More
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less
  • ChipScope Pro - 11.3
  • ChipScope Pro - 11.4
  • ChipScope Pro - 11.5