UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24212

8.2i EDK - "ERROR:MDT - SS_T (uc_ctrl) - c:\project\path\system.mhs line 220 - 4 bit-width connector does not match 1 bit-width port"

Description

My design is converted from EDK 8.1i to 8.2i. The MHS file is modified automatically during conversion with some parameters added. The following error message occurs: 

 

"Constructing platform-level connectivity ... 

ERROR:MDT - SS_T (uc_ctrl) - 

R:\T019_test82\CustomLogic\T019_PMD\controller\xps\controller.mhs line 683 - 

4 bit-width connector does not match 1 bit-width port 

Completion time: 0.00 seconds 

ERROR:MDT - platgen failed with errors! 

make: *** [implementation/ppc405_0_wrapper.ngc] Error 2 

ERROR:MDT - Error while running "make -f controller.make netlist" 

No changes to be saved in MSS file 

No changes to be saved in XMP file" 

 

The original opb_spi instantiation in the MHS file is as follows: 

 

BEGIN opb_spi 

PARAMETER INSTANCE = uc_ctrl 

 # PARAMETER HW_VER = 1.00.c 

PARAMETER HW_VER = 1.00.d 

PARAMETER C_OPB_SCK_RATIO = 4 

PARAMETER C_NUM_OFFCHIP_SS_BITS = 4 

PARAMETER C_NUM_SS_BITS = 4 

PARAMETER C_BASEADDR = 0x40a00000 

PARAMETER C_HIGHADDR = 0x40a0ffff 

BUS_INTERFACE SOPB = opb 

PORT SCK = bd_uc_clk 

PORT MOSI = bd_uc_data 

PORT SS = bd_uc_le 

PORT IP2INTC_Irpt = upconv_ctrl_IP2INTC_Irpt 

END 

 

The opb_spi instantiation in the MHS file modified during conversion is as follows: 

 

BEGIN opb_spi 

PARAMETER INSTANCE = uc_ctrl 

 # PARAMETER HW_VER = 1.00.c 

PARAMETER HW_VER = 1.00.d 

PARAMETER C_OPB_SCK_RATIO = 4 

PARAMETER C_NUM_OFFCHIP_SS_BITS = 4 

PARAMETER C_NUM_SS_BITS = 4 

PARAMETER C_BASEADDR = 0x40a00000 

PARAMETER C_HIGHADDR = 0x40a0ffff 

BUS_INTERFACE SOPB = opb 

PORT SCK_I = bd_uc_clk_I 

PORT SCK_O = bd_uc_clk_O 

PORT SCK_T = bd_uc_clk_T 

PORT MOSI_I = bd_uc_data_I 

PORT MOSI_O = bd_uc_data_O 

PORT MOSI_T = bd_uc_data_T 

PORT SS_I = bd_uc_le_I 

PORT SS_O = bd_uc_le_O 

PORT SS_T = bd_uc_le_T 

PORT IP2INTC_Irpt = upconv_ctrl_IP2INTC_Irpt 

END

Solution

This is a bug in the revup process for expanding the I/O port to _I, _O, and _T ports. The MHS file must be manually edited to resolve this error. 

 

For example, if your top-level ports in the MHS file have been expanded to the following, you must manually edit the file as described below: 

 

 # Expanding port SPI_SS_L to IO (_I, _O, and _T) model. 

PORT SPI_SS_L_I = SPI_SS_L_I, DIR=I, VEC=[2:0] 

PORT SPI_SS_L_O = SPI_SS_L_O, DIR=O, VEC=[2:0] 

PORT SPI_SS_L_T = SPI_SS_L_T, DIR=O, VEC=[2:0] 

 

Manually edit the _T port line to remove the VEC since it is only a single bit as follows: 

 

PORT SPI_SS_L_I = SPI_SS_L_I, DIR=I, VEC=[2:0] 

PORT SPI_SS_L_O = SPI_SS_L_O, DIR=O, VEC=[2:0] 

PORT SPI_SS_L_T = SPI_SS_L_T, DIR=O

AR# 24212
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article