We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24255

8.2i EDK SP2 mch_opb_ddr2_v1_01_a: Reading ECC registers are incorrect when ECC is enabled


Data reads incorrectly from the ECC registers when ECC ( C_INCLUDE_ECC_SUPPORT = 1) support is enabled in the mch_opb_ddr2_v1_01_a core.


1. A fix for this problem will be provided in an upcoming EDK release. 


To disable the ECC support, set the parameter C_INCLUDE_ECC_SUPPORT to zero (C_INCLUDE_ECC_SUPPORT = 0).

AR# 24255
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article