UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24271

8.2.01 System Generator for DSP - Why are shared memories removed from my design during generation?

Description

Why are shared memories removed from my design during generation?

Solution

The shared memories are removed because they are only supported in the following flows: 

- Hardware In The Loop (HW Co-Simulation) 

- EDK Pcore generation

AR# 24271
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article