We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24282

8.2i Simprim - Output of Verilog Simprim model IODELAY is incorrect


Output of Verilog Simprim model IODELAY is incorrect, which causes SPI-4.2 core to fail.


Please open a WebCase with Xilinx Technical Support at: http://www.xilinx.com/support/clearexpress/websupport.htm to receive a solution for this issue.  


This issue is fixed in ISE 9.1i

AR# 24282
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article