UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24290

9.1.01 System Generator for DSP - When can I use the Shared Memory, Shared Memory Read, Shared Memory Write , FROM and TO FIFO, and FROM and TO Registers in a design?

Description

When can I use the Shared Memory, Shared Memory Read, Shared Memory Write , FROM and TO FIFO, and FROM and TO Registers in a design?

Solution

EDK Export Tool

The following blocks can be used when the target is the EDK Export Tool:

- From FIFO

- To FIFO

- From Register

- To Register

- Shared Memory

Multiple Subsystem Generator

The following blocks can be used when generating a design with the Multiple Subsystem Generator token:

- From FIFO

- To FIFO

- From Register

- To Register

- Shared Memory

Hardware in the Loop (HITL) Hw-CoSimulation

The following blocks are supported only in Free Running HITL mode:

- Shared Memories Read

- Shared Memory Write

The following blocks can be used with the HITL flow, but have some restrictions:

- From FIFO

- To FIFO

- From Register

- To Register

- Shared Memory

See (Xilinx Answer 23206) for more information on using the Shared Registers and the Shared Memories.

See (Xilinx Answer 24288) for more information on using the Shared Memories.

AR# 24290
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article