UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24316

LogiCORE Direct Digital Synthesis (DDS) Compiler v1.1 - Why is the behavioral simulation output incorrect, when using the structural simulation model?

Description

Why is the behavioral simulation output incorrect, when using the structural simulation model?

Solution

This is a known issue. The recommended way to work around this problem is to use the VHDL behavioral model for the DDS Core.

An alternative would be to use the post-translate flow. For more information on this flow, see (Xilinx Answer 22333).

AR# 24316
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article