We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24364

CPLD XC9500\XL\XV\CoolRunner\-II - What is the maximum frequency that a CPLD can run at?


In the device data sheets, there are many timing parameters (for example, FTOGGLE, FSYSTEM, FEXT).

How do you use this information to figure out the maximum frequency your CPLD can be run at?


To be sure that a specific design will met timing, it is strongly recommended the designer does a post fit timing analysis. The constraint file should contain period, offset in, and offset out constraints.

The specifications in the data sheet are for specific elements.

FTOGGLE is the maximum clock frequency to which a T-Flip Flop can reliably toggle.

FSYSTEM1 (1/TCYCLE) is the internal operating frequency for a device fully populated with one 16-bit counter through one p-term per

macrocell while FSYSTEM2 is through the OR array.

FEXT1 (1/TSU1+TCO) is the maximum external frequency using one p-term while FEXT2 is through the OR array.

For a specific design, you would need to know the levels of logic and the components that up the levels of logic to determine the maximum frequency.

AR# 24364
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article