AR #24367 - Virtex-5 GTP RocketIO - Answer Record List

Search Answers Database


 

Virtex-5 GTP RocketIO - Answer Record List

AR# 24367
Part HW-Rocket_IO
Last Modified 2008-08-15 00:00:00.0
Status Active
Keywords solutions, resolution, remedy, resolve, solve

Description

Keywords: solutions, resolution, remedy, resolve, solve

This Answer Record contains a list of all Xilinx Answer Records pertaining to the Virtex-5 GTP transceivers.

Solution

Usage

(Xilinx Answer 25385) - Virtex-5 GTP RocketIO - Special considerations for aligning commas to the least significant RXDATA byte
(Xilinx Answer 29218) - Virtex-5 GTP RocketIO - Loss of Sync (LOS) does not behave as expected in certain conditions
(Xilinx Answer 29579) - Virtex-5 RocketIO GTP - Additional Guidelines on bypassing the RX Elastic Buffer
(Xilinx Answer 29257) - Virtex-5 GTP RocketIO - SATA OOB/Beacon Signaling - Deviation from UG196 v1.4
(Xilinx Answer 30042) - Virtex-5 GTP RocketIO - Clock correction does not occur in unbonded transceivers when CHAN_BOND_MODE = "SLAVE"
(Xilinx Answer 31251) - Virtex-5 GTP RocketIO Pipelining
(Xilinx Answer 31283) - Virtex-5 GTP RocketIO - Spread-Spectrum Clocking Limitations

Simulation
(Xilinx Answer 30300) - Virtex-5 GTP RocketIO - The TXN and TXP ports are undefined in simulation
(Xilinx Answer 31423) - Virtex-5 GTP/GTX RocketIO - SIM_MODE attribute description

CRC Block

(Xilinx Answer 29143) - Virtex-5 RocketIO GTP - Common issues with the CRC block
(Xilinx Answer 24879) - Virtex-5 RocketIO GTP - CRC Errata Clarification

Board Level Considerations

(Xilinx Answer 29766) - Virtex-5 RocketIO GTP - Grounding the GTP power supplies will cause BSCAN testing to fail
(Xilinx Answer 30915) - Virtex-5 GTP RocketIO - MGTAVCC Power recommendations for unused tiles between calibration resistor and instantiated tiles

Software Version Specific Considerations

(Xilinx Answer 24533) - Virtex-5 LXT RocketIO - RX termination for GTP0 and GTP1 are swapped in ISE 9.1.01i and earlier
(Xilinx Answer 25110) - Virtex-5 LXT/SXT RocketIO - Comma Alignment block behavior in ES vs. Production silicon
(Xilinx Answer 25111) - Virtex-5 GTP RocketIO - 9.1 Certain attributes must be set in the UCF file
(Xilinx Answer 29128) - Virtex-5 RocketIO GTP - Designs show timing failures on CHBONDO / CHBONDI ports in ISE 9.2.01
(Xilinx Answer 29171) - Virtex-5 GTP RocketIO - GTP timing simulations fail in ISE 9.2.02
 
 
Jobs Events Webcasts News Investors Feedback Legal Privacy Trademarks Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.