We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24404

9.1i Timing Analyzer, Windows XP 64-bit - Constraints fail with "All constraints are met"


When I run my design through implementation, the Design summary states that "All constraints were met," but when I look at the timing report, I have failing paths. Which should I believe?


The timing report is the more accurate version of the timing analysis of the design.

AR# 24404
Date Created 09/04/2007
Last Updated 01/18/2010
Status Archive
Type General Article