UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24412

LogiCORE Direct Digital Synthesis (DDS) Compiler v1.0 - Why are the outputs on the DDS schematic symbol always displayed as 32 bits wide?

Description

Why are the outputs on the DDS schematic symbol always displayed as 32 bits wide?

Solution

This is only an issue in the core schematic symbol. The actual values are the correct size in the HDL template, and in the netlist. You can find the correct size by looking at the ".vho" file that is output from COREGen. 

 

This issue will be addressed in the next version of the DDS, v2.0.

AR# 24412
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article