We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24451

9.1i EDK - Parameter C_DDR_TREFC in OPB_DDR for Spartan-3E Starter Kit base system builder (BSB) design has incorrect parameter


EDK base system builder design for Spartan-3E Starter Kit uses the value 70300 for C_DDR_TREFC (Refresh command interval) parameter. According to the IP data sheet, this value is defined in terms of ps and according to the micron data sheet for the DDR memory device on board, this value should be 70.3 us.


This is an inconsistency in the "Base System Builder" design with the DDR data sheet. Please change it to 70300000 for the parameter value. But functionally speaking, the OPB DDR controller works with this smaller refresh interval.

AR# 24451
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article