We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24493

9.1i ISE - "ERROR:HDLCompilers:87 - "<project file name>.v" line <###> Could not find module/primitive '<Instantiated IP core name>'"


Keywords: HDL, compilers, 87, error, ifdef, include, define, Verilog, IP, CORE Generator, edn, xco

Synthesizing a Verilog design which instantiates an IP core yields the following error:

"ERROR:HDLCompilers:87 - "<Verilog file name>.vline <###> Could not find module/primitive '<IP core name>'"


"ERROR:HDLCompilers:87 - "stopwatch.v" line 41 Could not find module/primitive 'tenths'"


In ISE 9.1i, Project Navigator does not properly handle the support files for IP cores with EDN netlist.

As a method by which to work around this issue, if the IP core supports VHDL, the Functional Model Target Language for the core can be changed to VHDL. To do this, select the IP core in the sources window, then right-click View HDL Functional Model, and select Properties.

This problem has been fixed in the latest 9.1i Service Pack available at:
The first service pack containing the fix is 9.1i Service Pack 1.
AR# 24493
Date 04/16/2009
Status Archive
Type General Article
Page Bookmarked