We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24516

9.1i RTL Viewer - Schematic symbols in the RTL viewer are displayed as rectangle blocks


Keywords: VHDL, Verilog, square, rectangle, symbol, block, macro, primitive, UniSim, model, shapes

The RTL Viewer does not use macro and primitive predefined shapes when displaying an RTL schematic.


This problem has been fixed in the latest 9.1i Service Pack available at:
The first service pack containing the fix is 9.1i Service Pack 1.
AR# 24516
Date Created 09/04/2007
Last Updated 04/13/2009
Status Archive
Type General Article