We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24521

LogiCORE Viterbi Decoder v6.0 Patch - Release Notes/README


Keywords: BER, plots, Decoder

This Answer Record contains the Release Notes for the CORE Generator Viterbi Decoder v6.0 rev 1 Patch.


Patch Install Instructions for 8.2.03i IP Update 3

1. Before you install this patch, ensure that you have the following installed on your machine.

NOTE: If you need any of the service packs, libraries, or IP Updates, you can obtain them from the Download Center at:

- ISE 8.2i
- ISE Service Pack 3
- CORE Generator 8.1i IP Update #3

2. Download the Viterbi Decoder v6.0 patch from:


3. Extract the Viterbi_decoder_v6_0_rev1.zip to your %Xilinx% install directory.

Patch Fixes

Issue: For constraint length 9, the BER performance is not optimal at high SNR
Symptom: At higher SNR, for constraint length 9, the BER plots show an error floor

Please see (Xilinx Answer 29448) for a detailed list of LogiCORE Viterbi Decoder Release Notes and Known Issues.

AR# 24521
Date Created 09/04/2007
Last Updated 05/13/2009
Status Archive
Type General Article