UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24624

8.2i Virtex-II MAP - "ERROR:PhysDesignRules:1312 - Illegal signal connection found for adjacent RAMB16 and MULT18X18 placement."

Description

When I implement the design in ISE 8.2.03i, an error message occurs: 

 

"ERROR:PhysDesignRules:1312 - Illegal signal connection found for adjacent RAMB16 and MULT18X18 placement"

Solution

This problem has to do with a design rule check that detects a false positive for a connectivity check. This check will be fixed for ISE version 10.1i. Meanwhile, the problem can be avoided by constraining the components apart, or by setting the following environment variable: 

 

Windows 

SET XIL_PAR_KEEP_BRAM_MULT_APART=1 

 

Linux and Solaris 

setenv XIL_PAR_KEEP_BRAM_MULT_APART 1 

 

For general information about setting ISE environment variables, see (Xilinx Answer 11630).

AR# 24624
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article