We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24625

10.1 PACE - PACE does not read all LOC constraints


Some of the LOC constraints are not recognized by the PACE tool. PACE does not show any pin value for the I/Os, even though they are assigned to PINs in the UCF.


PACE requires that the bus delimiter in the HDL or netlist match the bus delimiter in the ucf file. Please verify that the bus delimiters are consistent between the source and constraints.

AR# 24625
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article