We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24668

9.1i CPLD Automotive XA9500XL - Implementation tools default options change resulting in different JEDEC file and checksum


In 9.1i, the software tools changed the default CPLDFit options to use Density for the Optimization Strategy (formerly Speed) and Low Power for the Power Mode (formerly Standard).


These changes were done to match the recommendations listed in the XA9500XL datasheet.

Any designs implemented in previous versions of the software not matching these CPLDFit options will result in a different JEDEC file (and checksum) when re-implemented in 9.1i.

Please make any necessary notifications of this change to your programming vendors.

AR# 24668
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article