UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24689

System Generator for DSP 8.2.02 - Why do I receive an error when I add the rst pin to my "TO FIFO" shared memory and memory map that "TO FIFO" in the EDK processor block?

Description

Why do I receive an error when I add the rst pin to my "TO FIFO" shared memory and select "sync memories" in the EDK Processor block? 

 

"Error: 

An error was encountered when generating the memory maps 

Error in $SysGen\xilinx\sysgen\data\prociface\common\xlMemMap.m 

 

Reference to non-exixtent field 'Bar_rst'. 

 

Please attend to the error"

Solution

This is a known issue caused by a problem in xlMemMap.m. 

 

This issue is resolved in System Generator 9.1. If you are using a previous version of System Generator, please contact technical support for a patch to this issue: 

http://www.xilinx.com/support/services/contact_info.htm

AR# 24689
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article