We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24703

LogiCORE Initiator/Target v4.2 for PCI - What information does the new CFG[511:0] output port of the core contain?


The PCI v4.x cores now have a 512-bit output port called "CFG." What does this port represent, and why is there no longer a CFG[255:0] input vector as there was in the PCI v3.x cores?


The PCI v3.x cores are configured using the CFG[255:0] input vector and the "cfg.v (vhd)" file. In the PCI v4.x cores, this configuration is now accomplished directly through the core customization in the CORE Generator. The new CFG[511:0] vector is a product of this configuration information, and this output reflects the configuration to the User Application.

The configuration information is represented by the CFG[511:0] output vector as follows:

AR# 24703
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article