We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24753

9.1i EDK opb_ethernet_v1_04_a - Keeps tx_en asserted when operating in 10 Mbps mode and CRC is inserted manually


The transmit state machine is not checking for the FIFO full flag properly when CRC is inserted manually. Normally, this error is not encountered since the internal FIFO is cleared out relatively fast, but when operating in 10 mode, this problem does occur. This problem exists with all versions of opb_ethernet.


The issue has been fixed and it is available in EDK 9.1i at: 


AR# 24753
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article