UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24884

9.1i SP2 Virtex-5 MAP - PLL compensation set incorrectly for DCM2PLL configurations

Description

It has been determined that a software regression was introduced in ISE version 9.1i SP2 so that MAP sets PLL compensation incorrectly for DCM2PLL configurations. Compensation is incorrectly set to INTERNAL rather than DCM2PLL.

Solution

This problem is currently scheduled to be fixed in ISE version 9.2i.

Meanwhile, this problem can be corrected with the following user constraint (.ucf):

INST "pll_name" COMPENSATION = DCM2PLL ;

AR# 24884
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article