UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24936

9.1i Virtex-5 MAP - Invalid message regarding differential pair polarity - ERROR:Place:910

Description

My design fails in MAP with the following placer error. I've checked the polarity of the connections and they are not incorrect. How do I avoid this error?

ERROR:Place:910 - It appears that the specified pin locations for differential

pair "AppsToplevel_I_AdcToplevel/AdcToplevel_I_AdcFrm/FrmClk_n"

(LOC="IOB_X0Y220") and

"AppsToplevel_I_AdcToplevel/AdcToplevel_I_AdcFrm/FrmClk_p" (LOC="IOB_X0Y221")

are reversed and can not be placed without changing the functionality

(polarity) of the signal. To correct this error, either modify the LOC values

or change the buffer connections in the code so that the P-side of the

differential buffer is LOCed to the pin location "IOB_X0Y221" and the N-side

of the buffer is LOCed to the pin location "IOB_X0Y220".

Solution

This issue is under investigation. Meanwhile, the error can be avoided by setting the following environment variable:

Windows:

SET XIL_PAR_ALLOW_LVDS_LOC_OVERRIDE=1

Linux and Solaris:

setenv XIL_PAR_ALLOW_LVDS_LOC_OVERRIDE 1

((CR 436212))

AR# 24936
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article