We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24980

LogiCORE SPI-3 PHY v4.1 - RDAT is not fully transmitted if setting RENB=1 before sending packets


After System Reset, if setting RENB=1 before sending packets or toggle RENB with shorter intervals, RDAT is not fully transmitted. Consequently, some of the data might be lost. This issue occurs with function simulation and on the actual device.


This is an issue within the core, and a patch is available to fix this issue. Contact Xilinx Technical Support and open a WebCase to obtain the patch: 


Mention this Answer Record 24980 to the Technical Support Engineer.

AR# 24980
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article