UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 24987

LogiCORE RapidIO v4.1 - CORE Generator fails to generate the core and generates error message: "XST:2585 error"

Description

CORE Generator fails to generate Serial Rapid I/O core when certain names are specified for the module. XST errors similar to the following occurs:

"ERROR:sim - runXST : XST failed for phy_1x_ser:

ERROR:Xst:2585 - Port <rst_uclk_dv4_n> of instance <phy_1x_ser_gen.phy_ser> does not exist in definition <phy_1x_ser>.

ERROR:Xst:2585 - Port <rx_ready_gt> of instance <phy_1x_ser_gen.phy_ser> does not exist in definition <phy_1x_ser>."

"Running XST for log_io_top...

ERROR:sim - runXST : XST failed for log_io_top:

ERROR:Xst - CheckCondition - ParserObject::GetVhdlNode : language is not VHDL."

Solution

When generating the Serial Rapid I/O Core, avoid using any of the following names in the name field (page 1 of the customization GUI):

For "Serial Physical Layer Name":

phy_4x_ser

phy_1x_ser

phy_ser_top

For "Logical Layer Name":

log_io

log_io_top

NOTE: In the 4.2 version of the core, the GUI restricts you from entering the above illegal names.

AR# 24987
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article