We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25017

9.1.03i BitGen - Virtex-4 bitfile header changes may cause problems playing in an embedded application when built with SP2 only


Some systems will use a custom parsing engine to parse the bitfile header information. These systems may encounter problems when a V-4 .bit file from 9.1.02 is loaded.


Additions made to the header of the ".bit" file in Service Pack 2 for V-4 devices added extra pad words to the ".bit" files to account for necessary padding when SelectMAP32 is being used at fast speeds. These changes have been found to cause problems for some customers parsing the .bit file header information at a system level.

In the 9.1.02 version of the software, all V-4 devices will have 7 extra pad words added to the bit file before the sync word.

In the 9.1.03 versions of the software, these changes are made only when the CONFIG constraint is set to use SelectMAP_32. The default bitstreams will not have the additional padding.

Xilinx does not intend to change the Virtex-4 bit file header format in any further releases of the software.

AR# 25017
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article