We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25115

9.1i Virtex-5 MAP - How do I constrain two RAMB18 symbols to the same RAMB18X2 component?


I would like to constrain two RAMB18 symbols to the same RAMB18X2 block RAM component without locking them to a particular site. I understand that BEL constraints can be used to do this, but what values should I use?


RAMB18 symbols can be constrained with BEL values of "LOWER" and "UPPER." The following is an example of the UCF syntax needed:

INST "v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_l" BEL = LOWER ;

INST "v5_emac_ll/client_side_FIFO_emac0/tx_fifo_i/ramgen_u" BEL = UPPER ;

AR# 25115
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article