We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25117

9.1 TSIM - CoolRunner-II dual-edge trigger register output is not changing on both edges in simulation


In 9.1 (all service packs) if the dual-edge trigger register/flipflop is used and the CPLD fit option

Use Direct Input Registers is selected, the output of the post fit simulation is incorrect.

The data changes on only one edge.


This is a bug in the TSIM software that generates an .nga that is used by NetGEN to create

the postfit simulation netlist. The jedec file is correct.

The workaround to the issue is to edit the post fit simulation by hand to replace the FD

register with an FDD.

AR# 25117
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article