UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25125

9.1i EDK - There is no serial output on the terminal after downloading the VxWorks image

Description

I have modified the BSPs generated in EDK 9.1i, and they compile in Windriver Workbench without errors. On downloading this image to the FPGA, there is no output on the serial terminal although it appears that the program is running fine. Why does this happen?

Solution

The BSP generated with UART Lite driver version 1.02.a does not have the SIO adapter information.  

 

To work around this issue, use UART Lite driver version 1.01.a instead of 1.02.a. 

 

This problem has been fixed in the latest EDK 9.1i Service Pack, available at: 

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is EDK 9.1i Service Pack 2.

AR# 25125
Date Created 09/04/2007
Last Updated 05/20/2014
Status Archive
Type General Article