UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25151

MPMC2 v1.8 - Virtex-5 XST synthesis error while building MPMC2 with DDR2

Description


ISSUE is resolved with MPMC2 v1.9 release!



My design contains an MPMC2v1.8 with an (x8/x16/x32) DDR2 interface. When synthesizing my design for V5 with MPMC, I receive the following error:



"ERROR:Xst:792 - "/home/xppc/mpmc2_qa/04_11_07a/test/ml501_ddr2_xxp_150mhz_75mhz_32bit_error/pcores/mpmc2_ddr2_xxp_150mhz_x64_mt4htf3264h_53e_v2_00_a/hdl/verilog/phy_calib_ddr2.v" line 223: Index 4 is not in range of signal <cal2_dqs_count>."

"ERROR:Xst:2634 - "/home/xppc/mpmc2_qa/04_11_07a/test/ml501_ddr2_xxp_150mhz_75mhz_32bit_error/pcores/mpmc2_ddr2_xxp_150mhz_x64_mt4htf3264h_53e_v2_00_a/hdl/verilog/phy_calib_ddr2.v" line 325: For loop stop condition should depend on loop variable or be static."

gmake: *** [implementation/system.bmm] Error 2

ERROR:MDT - Error while running "gmake -f system.make init_bram"

Solution


This is a known issue, which is with the patch found in this Answer Record.



You can download this patch which resolves this issue and the issue indicated in (Xilinx Answer 25146).



This patch should be extracted to the MPMC2 install directory. It will overwrite the following files:



filename:data\

filename:data\mpmc2_mpd_master.txt

filename:data\mpmc2_top_level_v_master.txt

filename:data\master_source_files\

filename:data\master_source_files\hdl\

filename:data\master_source_files\hdl\verilog\

filename:data\master_source_files\hdl\verilog\mpmc2_core.v

filename:data\master_source_files\hdl\verilog\phy_calib_ddr2.v

filename:data\master_source_files\hdl\verilog\phy_io_ddr2.v

filename:data\master_source_files\hdl\verilog\phy_top_ddr2.v

filename:data\master_source_files\hdl\verilog\v4_phy_init_ddr1.v

filename:data\master_source_files\hdl\verilog\v4_phy_init_ddr2.v

filename:data\master_source_files\hdl\verilog\v4_phy_top.v



Click here for the patch:

http://www.xilinx.com/xlnx/xweb/xil_publications_file.jsp?iLanguageID=1&ipoid=24332297&category=-1210766&filename=mpmc2_patch_20070504.zip&file=780
AR# 25151
Date Created 09/04/2007
Last Updated 11/12/2010
Status Archive
Type General Article