UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25318

LogiCORE RapidIO v4.1 - Design Example provided with the core might not work if you modify ireq_gnerator.v file to add other packet transactions

Description

The Design Example provided with the core will work as is, but it might not work if you modify the ireq_generator.v file to add other traffic such as a maintenance packet. The ireq_generator.v file supplied with the user example design will potentially encode the ireq_byte_en_n bus with unsupported RapidIO partial DWORD formats.

Solution

This issue is fixed in v4.2 of Serial RapidIO Core. Please upgrade to the v4.2 Core. 

 

If you need a work-around for this issue as soon as possible, open a WebCase and mention this Answer Record to the Technical Support Engineer. You can open a WebCase at: 

http://www.xilinx.com/support/clearexpress/websupport.htm

AR# 25318
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article