^

AR# 25325 9.2i Floorplanner - An error occurs when writing DSP48 component LOC constraints

When I try to lock down the DSP48 component in a Virtex-5 design, the constraint written to the UCF is "DSP48E_XnYn" instead of "DSP48_XnYn".

When is this issue going to be fixed?

This problem has been fixed in the latest 9.2i Service Pack available at:

http://www.xilinx.com/xlnx/xil_sw_updates_home.jsp
The first service pack containing the fix is 9.2i Service Pack 1.

AR# 25325
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article
Feed Back