UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25354

9.1i Virtex-5 MAP - ERROR:Pack:2374 - Merge failed to combine elements with a common binding

Description

My Virtex-5 design contains a RAM32M symbol and fails during MAP with the following Pack error: 

 

ERROR:Pack:2374 - Merge failed to combine elements with a common binding. The 

top reasons for failure were: 

-> A legal placement was never found for RAM symbol 

"regfile_inst/reg_file_inst[14].select_ram_inst_RAMA_D1". 

-> A legal placement was never found for RAM symbol 

"regfile_inst/reg_file_inst[14].select_ram_inst_RAMD". 

-> A legal placement was never found for RAM symbol 

"regfile_inst/reg_file_inst[14].select_ram_inst_RAMD_D1". 

-> RAM symbol regfile_inst/reg_file_inst[14].select_ram_inst_RAMA_D1 can not 

be implemented using the O6 output because its write address signals are 

dependent on the D LUT site. The A6 and WA6 pins of all RAM must be tied off 

to a constant 1 because the D LUT site has two shared RAM symbols. 

 

Why does this error occur, and how can it be avoided?

Solution

This error can occur for certain valid RAM32M and RAM64M configurations. This problem has been fixed for ISE version 9.2i sp1. A patch is available for use with ISE version 9.1i sp3 by opening a WebCase. Ask that the case be escalated to a MAP expert.

AR# 25354
Date Created 09/04/2007
Last Updated 05/21/2014
Status Archive
Type General Article