We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25356

9.2i Virtex-5 MAP - Why is the MAP option set as 'off' by default for Virtex-5?


For other architectures, the default in ProjNav for - pr <Pack Registers/Latches into IOBs> was "both," but for Virtex-5 it has been changed to "none." Why is Virtex-5 being treated differently?

Note: This issue involves the default ProjNav option settings for MAP. Option settings are not the same thing as default MAP behavior.


This difference in default options was intentional and will be continued for future new architectures. The decision has to do with the trade off between packing more into the FPGA and achieving faster internal clock frequencies. It was decided to set the default to off for new architectures (e.g., V5) and leave the defaults unchanged for existing architectures in order to not affect existing design behavior.

AR# 25356
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article