UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25404

9.1 System Generator for DSP - Why does my Viterbi v6.0 block not output anything during simulation?

Description

keywords: sysgen, simulation, sim, v5

My System Generator model contains a Viterbi v6 block and when I run a simulation I am not seeing the expected results. Instead, all 0's come out of every Viterbi v6 block output.

Solution

This can occur when a Viterbi v6 block has been placed in your System Generator Core Cache by a previous install, which includes different ISE service packs and IP updates as well as System Generator versions. To resolve this issue, delete the System Generator Core Cache so that a new core will be used, generated with the current version you are running.

To refresh your System Generator Core Cache:

Locate your system Temp directory defined by your %Temp% environment variable

Remove all contents of the directory called "sg_core_cache" in your %Temp% folder

This will be resolved in System Generator for DSP 9.2.

AR# 25404
Date Created 06/27/2007
Last Updated 12/15/2012
Status Active
Type General Article