We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25454

LogiCORE Fibre Channel v3.2 - Release Notes and Known Issues for 9.2i IP Update 1 (9.2i_IP1)


This Answer Record contains the Release Notes for the LogiCORE Fibre Channel v3.2 Core that was released in the 9.2i IP Update #1, and includes the following: 


- New Features 

- Bug Fixes  

- Known Issues  


For installation instructions and design tools requirements, see (Xilinx Answer 25222).


New Features  

- Support for the ISE 9.2i design tools release has been added. 


- In version 3.2 of the core, there are minor updates to the FCMGT files to align with latest RocketIO Wizard outputs for Virtex-5. 


Bug Fixes  

- None.  


Known Issues in v2.1 

-For Virtex-II Pro board designs to avoid BER failures, it is important to ensure that board meets Virtex-II Pro MGT specifications. For more information, see (Xilinx Answer 25035)


- The coding in the example designs for Virtex-5 could cause CRC errors to go undetected 50% of time in hardware. For more information, see (Xilinx Answer 29985).

AR# 25454
Date Created 09/04/2007
Last Updated 05/22/2014
Status Archive
Type General Article