We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 25503

9.1.01 System Generator for DSP - Why do I get the message "ERROR: Could not create the hardware co-simulation block" even though the bitstream is produced?


When I generate my hardware co-simulation block from System Generator, the implementation flow completes and a bit file is created. However, I do not get a new hardware co-simulation library and System Generator reports "ERROR: Could not create the hardwrare co-simulation block."


The first thing to check if this occurs is whether timing was met on the design. Open the file XFLOW results and look at the timing report in the PAR section of the report. If all timing constraints were not met, a co-simulation block will not have been created. Try using the Timing Analysis compilation target to identify the critical paths and insert some pipeline registers to improve the timing results. 


This may also happen if your System Generator token has cached some data which can cause problems. If all timing constraints have been met, delete the System Generator token from your model, save it, and add a new one from the Simulink Xilinx blockset library and save it again. After replacing the System Generator token, select the hardware co-simulation target again and select generate.

AR# 25503
Date Created 09/04/2007
Last Updated 05/22/2014
Status Archive
Type General Article