UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2742

12.1 Timing Closure - How do I analyze the delays for a specific path?

Description

How do I analyze the path delays between two pieces of logic in my design?

Solution

This capability is available only through the Timing Analyzer graphical software:

1. In ISE, expand the tree for Implement Design -> Place and Route -> and Generate Post-Place and Route Static Timing.
2. Double-click on "Analyze Post-Place and Route Static Timing (Timing Analyzer)".
3. Select Timing -> Run Timing Analysis and select "Analysis Type: Against User Specified Paths by Defining Endpoints...".
4. Select the sources and destinations on which you want to see the timing. Choose the Element Type (Flip-Flops, Pads, Nets, Pins, CLBs, Clocks). Use the filter to limit the choices (wild card characters are valid). Add the source elements to the Source area and add the destination elements to the Destination area.
5. Select the options and settings for this report, and click OK.
6. The timing report lists all of the paths from worst case (top) to best case (bottom).

NOTE: The "R" on the delays refers to Rising. The 'F" on the delays refers to Falling.

AR# 2742
Date Created 08/21/2007
Last Updated 12/15/2012
Status Active
Type General Article
Devices
  • Spartan-3
  • Spartan-3 XA
  • Spartan-3A
  • More
  • Spartan-3A DSP
  • Spartan-3AN
  • Spartan-3E
  • Spartan-6 LX
  • Spartan-6 LXT
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 QPro/R
  • Virtex-4 SX
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-5Q
  • Virtex-6 CXT
  • Virtex-6 HXT
  • Virtex-6 LX
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Less