UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 2820

M1.3.7 - Map swaps two bits of a bus corrupting logic

Description

Map swaps two bits of a bus corrupting logic.
The problem has been found to be related to incomplete specification of a carry CLB (e.g. not using RLOCs to completely specify LUTs to be merged with a CY4).

Reference #100012

Solution

A patch is available at:

http://www.xilinx.com/txpatches/pub/swhelp/M1.3_alliance/map_sun120897.tar.Z
http://www.xilinx.com/txpatches/pub/swhelp/M1.3_alliance/map_sol120897.tar.Z
http://www.xilinx.com/txpatches/pub/swhelp/M1.3_alliance/map_hp120897.tar.Z
http://www.xilinx.com/txpatches/pub/swhelp/M1.3_alliance/map_nt11.zip

This patch is also available from the M1.3 Performance Pack CD.
AR# 2820
Date Created 09/16/1997
Last Updated 11/19/1998
Status Archive
Type General Article