We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Page Bookmarked

AR# 2866

1.3 :GSR and GTS pads don't work in SXNF netlists from Synopsys for CPLDs.


Keywords: GSR, GTS, sxnf

Urgency: standard

General Desription:

Explicit global Set/Reset(GSR) or global tristate(GTS) input pads do
not work for CPLD designs if you use the Synopsys Design Compiler or
the FPGA Compiler to write out XNF(.sxnf) netlists.

The global pads are normally specified either by using the
set_pad_type -exact BUFGSR|BUFGTS dc shell command or by instantiating
BUFGSR/BUFGTS cells in place of IBUFs. These cells are erroneously
interpreted as global clock buffers(BUFG) during fitting and are


Use EDIF-formatted netlists (.sedif) for all Synopsys CPLD
designs in M1. All normal methods for specifying global buffers
work ok via EDIF.
AR# 2866
Date 04/06/2000
Status Archive
Type General Article