UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29020

Schematic - "DesignEntry:216 Net is connected to load pins and/or I/O markers, but not connected to any source pin or I/O marker"

Description

When I implement or synthesize a schematic design, the following message occurs:

"DesignEntry:216 Net <net_name> is connected to load pins and/or I/O markers, but not connected to any source pin or I/O marker"

Solution

This error occurs when a net is connected to load (an input pin of a symbol or to an output I/O Marker) and is not connected to a source (an output pin of a symbol or to an input I/O marker).

To remove this message, connect the net to the appropriate I/O marker, or source pin.

To change this error to a warning message:

1. Select Edit -> Preferences -> Schematic Editor -> Check.

2. Change the value of "Consider Undriven Nets and IO as" to Warning.

AR# 29020
Date Created 10/28/2007
Last Updated 12/15/2012
Status Active
Type General Article