UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 29110

9.2.00.967 System Generator for DSP - Release Notes/README and Known Issues List

Description

This Answer Record contains the Release Notes and Known Issues for System Generator for DSP 9.2.

Solution

For System Generator for DSP release notes from other release versions, see (Xilinx Answer 29595).

Known Issues in System Generator for DSP 9.2

System Generator for DSP 9.2 is a minor update. Please read the documentation, as it answers questions you might have about changes to the functionality or the look from previous versions of System Generator for DSP. The System Generator User Guide is accessible in PDF format from:

http://www.xilinx.com/ise/optional_prod/system_generator.htm

Support Software Issues

- What software is required to install System Generator for DSP? See (Xilinx Answer 17966).

- How do I enable Virtex-5 SXT support or other devices installed to ISE after System Generator was installed? See (Xilinx Answer 24158).

Xilinx Block Set Issues

- Why do I get error message "Design Rule Check Failed" when my DA FIR block uses a hardware oversampling value less than the sample period? See (Xilinx Answer 29296).

- Shared memory support for EDK and EDK PCORE export is not available. See (Xilinx Answer 29169).

- For Spartan-3A DSP designs, XST is incorrectly used for synthesis when Synplify Pro is specified. See (Xilinx Answer 29142).

- Why does the design fail to generate when using a FIFO block, From FIFO block, or To FIFO block in the design, and the target path is more than 160 characters? See (Xilinx Answer 23614).

- Why are shared memories removed from a design during generation? See (Xilinx Answer 24271).

- Why do the outputs of a FROM and TO register appear to be incorrect when I use the Free Running Clock with Hardware in the Loop (HITL) Co-Simulation? See (Xilinx Answer 23206).

- Why do I receive a timeout error when using the Shared Memory or Shared FIFO blocks in a design? See (Xilinx Answer 24288).

- Why do I receive the error message "All Xilinx Blocks must be contained in a level of hierarchy with a System Generator Token" when I use the multiple subsystem generator flow or have my token in a subsystem? See (Xilinx Answer 24845).

General Issues

- Generation fails when the Simulation Stop Function is defined for a model. See (Xilinx Answer 18623).

- User Hardware Co-Sim files disappear when installing System Generator for DSP update. See (Xilinx Answer 18646).

- Why do I see an instantiated register called "xlpersistentdff" in a System Generator for DSP design? See (Xilinx Answer 24257).

- JTAG Hardware Co-Sim with non-Xilinx parts in the chain causes error. See (Xilinx Answer 19599).

- Why do I receive "Error evaluating 'OpenFcn' callback of Xilinx Block. Error using ==> xlOpenGui" Cannot parse XLM file" when I try to open a SysGen block on a network installation, or after installing a new version. See (Xilinx Answer 23223).

- Why do I receive "Error 0001: caught standard exception" error when using IBM Clear Case? See (Xilinx Answer 24263).

- Why do post-PAR simulation mismatches occur when running a design at faster than 200 MHz? See (Xilinx Answer 24268).

- I cannot generate an NGC, Bitstream, Timing Analysis, or Hardware in the Loop target when using Synplify as my synthesis tool. Why? See (Xilinx Answer 24273).

- Why do I receive the error message "All Xilinx Blocks must be contained in a level of hierarchy with a System Generator Token" when I use the multiple subsystem generator flow or have my token in a subsystem? See (Xilinx Answer 24845)?

- When my model is opened with MATLAB 2006b from Windows Explorer by double-clicking the model, I receive an internal error when I try to simulate. See (Xilinx Answer 24867).

- I am having some problems running Network-based Ethernet Co-Simulation with the ML506 board. See (Xilinx Answer 24868).

- Why am I seeing simulation mismatches at the beginning of my HDL simulation generated from System Generator for DSP if Synplify is used for synthesis? See (Xilinx Answer 29170)

AR# 29110
Date Created 09/04/2007
Last Updated 12/15/2012
Status Active
Type General Article